Introduction
In response to the continually increasing appetite for bandwidth, most transistor technologies have recently made great strides towards higher cutoff frequencies: Silicon MOSFETs, SiGe HBTs, InP -based HEMTs and a variety of InP -based HBTs all show cutoff frequencies fT and/or fMAX exceeding 300 GHz, and in some cases approaching 800 GHz. Proponents of various technologies have stated that the development of THz bandwidth devices is an attainable milestone for their technology of choice [1] . Such ambitious goals naturally raise the question of whether such performances are in fact realistic given the well-known trends relating breakdown voltages and cutoff frequencies. Can the contending technologies be scaled in a way enabling THz cutoff frequencies while maintaining the well-behaved characteristics of less aggressively scaled previous generations? The present Invited Paper focuses on our efforts to push InP/GaAsSb DHBTs toward THz bandwidths.
The present contribution reviews the progress we have made toward the development of THz bandwidth InP/GaAsSb DHBTs while pointing out the various technological and physical challenges we faced, along with the solutions implemented. It will be shown that the InP/GaAsSb DHBT scaled extremely well up to this point: transistor characteristics remain "normal" and "transistorlike" despite aggressive scaling. InP/GaAsSb/InP NpN DHBTs are attractive for wideband applications because high-performance devices can be fabricated based on relatively simple epitaxial layer stacks [2] . The simplicity follows from the staggered band alignment between InP and GaAs 0.51 Sb 0.49 : electrons can be injected directly from the p+ base into the InP collector without any grading layers [2, 3] . This simplifies epitaxial growth and processing, and it minimizes thermal resistance because a full InP collector can be used. Such structures enabled a cutoff frequency f T > 603 GHz at room temperature with a breakdown voltage BV CEO = 4.2 V, for a record f T × BV CEO product of 2.53 THz-V. The DHBT performance improves with cooling to reach f T > 700 GHz with BV CEO = 4.4 V at 5 K. To the best of our knowledge, this represents one of the best f T ever reported (and conservatively so) for a DHBT of any kind. The f T × BV CEO > 3.10 THz-V at 5 K is also unprecedented [4] .
Basic Physical Operation of InP/GaAsSb DHBTs
As already mentioned, InP/GaAsSb DHBTs are attractive for high-speed applications because they can be fabricated using relatively simple epitaxial layers which enhance device manufacturability. The technology has been profitably adopted by Agilent Technologies where it now enjoys commercialization since early 2005 despite a relatively short history -our development of InP/GaAsSb DHBTs only started in 1997, indicating a rapid transition from laboratory to industry. To the best of our knowledge, Agilent remains the only organization to have commercialized this technology at this point. The basic InP/GaAsSb DHBT structure comprises an InP (or AlInAs) emitter, a GaAsSb base layer, and an InP collector. Clearly, abrupt heterojunctions can be used since there is no electron blocking possible at the base/collector heterojunction: rather, electrons are ballistically injected into the InP collector, thus reducing the collector signal delay in comparison to type-I collectors of a similar thickness [5] . Such a structure enables the realization of 300-400 GHz transistors exhibiting an open-base BV CEO > 6 V. For such transistors, the base transit time τ B represents a significant fraction of the total transit time, because the GaAsSb alloy in the base layer features a relatively low minority electron mobility when compared to GaInAs bases. The lower electron mobility obtained in GaAsSb is not a material quality issue, but rather a consequence of the low mobility in GaSb (3,000 cm 2 /Vs compared to 30,000 cm 2 /Vs for InAs): this is then purely a bandstructure effect. This is essentially the price to be paid for the ease of injection of electrons into the collector. It became clear that the development of InP/GaAsSb DHBTs would greatly benefit from an aiding base built-in electric field to help speed-up electron transport across the base layer.
The question of exactly how to achieve this base grading in InP/GaAsSb-based DHBTs is far from trivial. One potential approach would be to introduce Al to the base material and form a quaternary graded (Al,Ga)AsSb base layer by ramping the Al-content from zero at the B/C side to some small value on the emitter side. The advantage of this technique is that the base material would remain lattice-matched to the InP substrate. Unfortunately, an Al-containing base might result in reliability problems for the DHBTs, and can be expected to increase base contact resistances due to the rapid oxidation of surface layers prior to base metallization. Another approach involves the use of a (Ga,In)AsSb base layer and was pursued by a group at the University of Illinois [6] . Finally, we have chosen to simply achieve the required grading by ramping the As/Sb content of our ternary GaAs x Sb 1-x base layer. The advantage is that the base can be grown with zero net strain with respect to the InP substrate. On the negative side, it was initially not clear how to controllably achieve the required compositional change. Also, as far as we know, no other group had yet achieved base compositional grading by ramping the group-V element ratio across the base. Usually, compositional grading achieved by changing the group-III element composition across the base since growth occurs with V/III flux ratios >> 1. Under appropriate growth conditions to be reported separately, it turns out that a good grading can done through a variation of group V element ratio in the base alloy.
An example of such a structure is shown in Fig. 1 which depicts the band diagram of a transistor exhibiting an As grading from x = 0.4 on the collector side to x = 0.6 on the emitter side. Because lattice-matching is achieved for x = 0.49, the base structure is virtually strain-free. It is important to note that the structure incorporates a graded GaInP emitter which eliminates the conduction band discontinuity at the E/B junction, but that the Sb-rich B/C heterojunction enhances the band discontinuity at the electron launcher in the collector. The band diagram very nearly approximates the situation for an ideal heterojunction bipolar transistor. The zero conduction band discontinuity at the E/B interface leads to very low turn-on voltages which prove advantageous in limiting power dissipation, while the absence of collector grading minimizes the collector thermal resistance.
